

WHAT IS CLAIMED IS:

1. An authorization control circuit, comprising:  
a digital signal processor operable to provide digital data output, determine an authorization state, and generate a disable signal;  
5 a digital to analog converter coupled to the digital signal processor and operable to receive the digital data output, convert the digital data to corresponding analog data, output the corresponding analog data, and mute the output of the corresponding analog data; and  
the converter including an input operable to receive the disable signal, and the converter muting the output of the corresponding analog data in response to the disable signal.  
10
2. The circuit of Claim 1, wherein the authorization state is either positive or negative and the digital signal processor is operable to generate the disable signal when the authorization state is negative.
- 15 3. The circuit of Claim 1, the converter further comprising a serial input for receiving timing signals to enable reception of the disable signal.
4. The circuit of Claim 1, wherein the analog output is muted by filtering the received digital data prior to conversion into analog data.  
20
5. The circuit of Claim 1, the digital signal processor further comprising:  
an output pin operable to transmit the disable signal as a high voltage.
- 25 6. The circuit of Claim 1, the converter further comprising:  
a pull-down circuit operable to create a low voltage at the input in the absence of a disable signal.
- 30 7. The circuit of Claim 1, wherein the authorization state is either positive or negative and the digital signal processor is not operable to generate the disable signal when the authorization state is negative.

8. The circuit of Claim 1, wherein the digital signal processor has at least two output pins, the first pin provides a clock signal, the second pin provides the disable signal, and the state of the disable signal at the rising edges of the clock signal are read by the converter.

5 9. An authorization control circuit, comprising:  
a digital signal processor operable to provide digital data output, determine an authorization state, and generate a disable signal;  
a digital to analog converter coupled to the digital signal processor and operable to receive the digital data output, convert the digital data to corresponding analog data, and output  
10 the corresponding analog data; and  
an analog amplifier operable to receive the analog output from the converter and generate amplified output, and having an input operable to receive the disable signal, the amplifier muting the amplified output in response to the disable signal.

15 10. The circuit of Claim 9, wherein the authorization state is either positive or negative and the digital signal processor is operable to generate the disable signal when the authorization state is negative.

20 11. The circuit of Claim 9, wherein the authorization state is either positive or negative and the digital signal processor is not operable to generate the disable signal when the authorization state is negative.

25 12. A method of selectively muting output, comprising the steps of:  
generating digital data;  
determining an authorization state;  
generating a disable signal;  
transmitting the digital data to a digital to analog converter;  
generating an analog signal corresponding to the digital data;  
transmitting the disable signal; and  
30 muting the analog signal in response to the transmitted disable signal.

13. The method of Claim 12, wherein the step of muting comprises activating a digital filter.

14. The method of Claim 12, wherein the step of muting comprises signal processing that occurs after the step of generating the analog signal.

5 15. The method of Claim 12, wherein the authorization state is either positive or negative and the disable signal is generated after the authorization state is determined to be negative.

10 16. The method of Claim 12, further comprising the step of:  
generating a clock signal and wherein the step of muting is in response to the state of the disable signal at the rising edges of the clock signal.

15 17. The method of Claim 16, wherein the clock signal is transmitted contemporaneously with the disable signal.

18. The method of Claim 12, further comprising the step of:  
generating a power-save signal and wherein the disable signal is generated in response to the power-save signal.

20 19. The method of claim 12, further comprising the steps of:  
generating an override signal; and  
terminating the muting step in response to the override signal.

25 20. The method of claim 19, further comprising the step of:  
detecting the step of generating the disable signal; and wherein the override signal is generated in response to the detection of the disable signal.